Abstract-In this paper, we propose a new Hamming distance detector using a neuron CMOS A/D converter with two output terminals. The detector outputs the signals which are corresponding to the Hamming distance between two input data immediately. The FPD method is applied to design the ratio of each input capacitance of the proposed detector. To verify the behavior of the proposed detector, the computer simulations were carried out by LTspice.
I. INTRODUCTION
The similarity of data is important in the fields of pattern matching and data comparison [1] . Hamming distance is one of the measures of the similarity. In the previous studies, the Hamming distance detectors of [2] and [3] determine whether the Hamming distance D H between two input data is within a certain range or not by using threshold logic. These detectors have needed many reference signals and clock cycles. The other conventional detector determines the Hamming distance D H between two input data with no reference signals immediately [4] . The block diagram of the conventional detector is shown in Fig. 1 . The detector accepts DATA-A and DATA-B in parallel, and outputs 3-bit signals (V OUT1 , V OUT2 and V OUT3 ) corresponding to the D H between DATA-A and DATA-B as shown in Table I . The detector has required three output terminals, because it outputs 3-bit signals.
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neuron CMOS A/D converter to reduce the number of output terminals is proposed. The block diagram of the proposed detector is shown in Fig. 2 The proposed detector is designed by using the FPD. FPD is a method to design the ratio of input capacitances in neuron CMOS circuit graphically. To verify the characteristics of the proposed detector, the computer simulations were carried out by LTspice. 
DATA-

II. NEURON CMOS INVERTER
The proposed detector employs neuron CMOS inverters as an A/D converter. The construction of the neuron CMOS inverter is shown in Fig. 3 . The neuron CMOS inverter consists of a nMOS, a pMOS, capacitors C i (i=1, 2, …, n) and an ordinary CMOS inverter [5] . As shown in Fig. 3 , the gate which is connected to the nMOS and pMOS is called floating gate. C i (i=1, 2, …, n) represent the capacitances between the each input gate and the floating gate.
In the Fig. 3 , V i (i=1, 2, …, n) is the voltage applying the each input gate, Φ F is the potential of the floating gate, V OUT is the output voltage and V DD is the power supply voltage.
Φ F is determined by the capacitances C i (i=1, 2, … , n) and the voltages V i (i=1, 2, …, n) as shown by The electrical charge of the floating gate is taken 0 and the capacitance between the substrate and the floating gate is ignored.
Operating states of the neuron CMOS inverter are determined by the relationships of the floating gate potential Φ F and the inversion threshold voltage V INV as seen from the floating gate. If Φ F is less than
III. PROPOSED DETECTOR CONFIGURATION AND DESIGN METHOD
The schematic diagram of the proposed detector is shown in Fig. 4 . The detector consists of an XOR array, a D/A converter and an A/D converter using two neuron CMOS inverters (Neuron CMOS1 and Neuron CMOS2). The XOR array is composed of n two-input XOR gates. The D/A converter has M N0 , M P0 , and M Nbi (i=1, 2,…, n) , the Neuron CMOS1 has M N1 , M P1 , C 1,i (i=1, 2, 3) and an ordinary CMOS inverter, and the Neuron CMOS2 has M N2 , M P2 , C 2,i (i= 1, 2, 3, 4) and an ordinary CMOS inverter.
In the figure, When the clock signal φ CK is low level, the detector operates the Hamming distance detecting operation. When φ CK is high level, the detector operates the Reset operation.
At first, the two input data (DATA-A and DATA-B) of bit length n are applied to the XOR array. Each XOR determines whether the each bit is exact match or inexact match. If 
(µm ). V DD is 3.3(V).
In this paper, we design the ratio of the capacitance of the each input gate of the neuron CMOS inverters when n equals 3 as an example by FPD (Floating gate Potential Diagram) [5] . The FPD of Neuron CMOS1 represents the relationships of floating gate potential Φ F1 , V ML and capacitances C 1,i (i=1, 2, 3) between the each input gate and the floating gate as shown in Fig. 6 . A vertical axis of left of Fig. 6 is the potential of floating gate Φ F1 of the Neuron CMOS1, a vertical axis of right is the total capacitance C T1 of each input gate of the Neuron CMOS1, and abscissa is V ML . C T1 is the total capacitance of C 1,i (i=1, 2, 3). We assumed that the inversion threshold voltage as seen from the floating gate is 2 1 V DD , and the inversion threshold voltage line is drawn in the FPD. Then the base line which is the potential of the floating gate when V ML is varied from 0(V) to V DD and the other control voltages are 0(V) is drawn. Based on the inversion threshold voltage V INV2 of the Neuron CMOS1, the potential Φ F1 of the floating gate corresponding to the V ML is drawn. The ratio of each capacitance is indicated graphically as a split ratio of the vertical axis of right. Hence, the ratio of the capacitances of the Neuron CMOS1 is C 1,1 : C 1,2 : C 1,3 = 11 : 5 : 6 as shown in Fig. 6 . The FPD of the Neuron CMOS2 is shown in Fig. 7 . In the Fig. 7 , a vertical axis of left is the potential Φ F2 of the floating gate of Neuron CMOS2, a vertical axis of right is the total capacitance C T2 of each input gate of the Neuron CMOS2 and abscissa is V ML . C T2 is the total capacitance of C 2,i (i=1,2,3,4) . Based on the inversion threshold voltages V INV1 , V INV2 and V INV3 of the Neuron CMOS2, the potential Φ F2 corresponding to the V ML is drawn in Fig. 7 . From the figure, the ratio of the capacitances of the Neuron CMOS2 is C 2,1 : C 2,2 : C 2,3 : C 2,4 = 11 : 1 : 7 : 3.
We designed the capacitances of the input gates as shown in Table V from the FPDs. 
IV. SIMURATION WAVEFORMS
To verify the proposed detector, the computer simulations were carried out by LTspice.
Simulation waveforms are shown in Fig. 8 . In this simulation, V DD is taken 3.3(V), 0 of the Table II is taken 0(V) and 1 of the Table II is taken V DD . Fig. 8(a) is the waveform of clock φ CK . The operating states are divided by 2 states. These are reset operation when φ CK is 3.3 (V), and Hamming distance detecting operation when φ CK is 0(V). Fig. 8(b) is the waveforms when the Hamming distance D H equals 0. As shown in Fig. 8 (b) , V OUT1 outputs V DD and V OUT2 outputs V DD during the Hamming distance detecting operation. Fig. 8(c) is the waveforms when the D H equals 1. As shown in Fig. 8(c) , V OUT1 outputs V DD and V OUT2 outputs 0(V) during the Hamming distance detecting operation. Fig. 8 (d) is the waveforms when the Hamming distance D H equals 2. As shown in Fig. 8(d) , V OUT1 outputs 0(V) and V OUT2 outputs V DD during the Hamming distance detecting operation. Fig. 8(e) is the waveforms when the D H equals 3. As shown in Fig. 8(e) , V OUT1 outputs 0(V) and V OUT2 outputs 0(V) during the Hamming distance detecting operation.
From these waveforms, this detector behaves properly as shown in Table II . 
V. CONCLUSION
In this paper, we proposed the Hamming distance detector using a neuron CMOS A/D converter with 2 output terminals. This detector immediately detects Hamming distance between 2 input data. We verified that the proposed detector properly behaved by using LTspice. As shown in the simulation results, the detector has a delay from starting Hamming distance detecting operation to output the distance particularly in the circuit outputs 0(V). It is considered that the floating gate potential behaves around the inversion threshold voltage. One of the solutions of delay is using clock neuron CMOS inverter [6] .
We consider that the proposed detector can be applied for pattern matching of antivirus system or dictionary search. In the future, the proposed detector may be applied to CAM.
